Features

- AEC-Q100 qualified
- Compatible with all I²C bidirectional data transfer protocol
- Memory array:
 - 2K bits (256X 8) of EEPROM
 - Page size: 16 bytes
 - Extended temperature:
 - -40 °C to 125 °C;
- Single supply voltage and high speed:
 1 MHz
- Random and sequential Read modes • Write:
- Byte Write within 3 ms

- Page Write within 3 ms
- Partial Page Writes Allowed
- Write Protect Pin for Hardware Data Protection

IGHAI BELLING

- Schmitt Trigger, Filtered Inputs for Noise
 Suppression
- High-reliability
 Endurance: 4 Million Write Cycles
 Data Retention: 100 Years
- Enhanced ESD/Latch-up protection
 HBM 8000V
- Moisture Sensitive Level (MSL) 1
- 8-lead SOP/TSSOP/UDFN and SOT23-5 packages


Description

- The BL24C02AA0 is a 2-Kbit serial EEPROM Automotive grade device operating up to 125 °C. The BL24C02AA0 is compliant with the very high level of reliability defined by the Automotive standard AEC-Q100 grade 1.
- The BL24C02AA0 provides 2048 bits of serial electrically erasable and programmable read-only

Pin Configuration

memory (EEPROM), organized as 256 words of 8 bits each.

• The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential.





Pin Descriptions

_ _ _ _ _ _ _ _ _ _ _ _ _

Pin Name	Туре	Functions				
SDA	I/O	Serial Data				
SCL		Serial Clock Input				
WP		Write Protect				
GND	Р	Ground				
Vcc	Р	Power Supply				
Table 1						

Block Diagram




Figure 1

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open- collector devices.

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

WRITE PROTECT (WP): The BL24C02AA0 has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protection pin is connected to Vcc, the write protection feature is enabled and operates as shown in the following **Table 2**.

WP Pin Status	BL24C02AA0		
At VCC	Full Array		
At GND	Normal Read/Write Operations		

Table 2



Functional Description

1. Memory Organization

BL24C02AA0, 2K SERIAL EEPROM: Internally organized with 16 pages of 16 bytes each, the 2K requires an 8-bit data word address for random word addressing.

2. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see **Figure 2**). Data changes during SCL high periods will indicate a start or stop condition as defined below.




Figure 2. Data Validity

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see **Figure 3**).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see **Figure 3**).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.

STANDBY MODE: The BL24C02AA0 features a low-power standby mode which is enabled: (a) upon powerup and (b) after the receipt of the STOP bit and the completion of any internal operations.




Figure 3. Start and Stop Definition




Figure 4. Output Acknowledge

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

- 1. Clock up to 9 cycles.
- 2. Lock SDA high in each cycle while SCL is high.
- 3. Create a start condition.



3. Device Addressing

The 2K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see **Figure 5**)

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices. The next 3 bits are fixed to zero.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.




Figure 5. Device Address



4. Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see **Figure 6**).




Figure 6. Byte Write

PAGE WRITE: A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to fifteen more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see **Figure 7**).

The data word address lower four bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than sixteen data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.




Figure 7. Page Write

Belling Proprietary Information. Unauthorized Photocopy and Duplication Prohibited ©2023 Belling All Rights Reserved <u>www.belling.com.cn</u>

5. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see **Figure 8**).




Figure 8. Current Address Read

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 9**)




Figure 9. Random Read



SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 10**).




Figure 10. Sequential Read

Electrical Characteristics

Absolute Maximum Stress Ratings:

	DC Supply Voltage0.3V to +6.5V Input / Output Voltage
•	Storage Temperature65°C to +150°C
٠	Electrostatic pulse (Human Body model)

Comments:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

Applicable over recommended operating range from (unless otherwise noted):

BL24C02AA0	T _A =-40°C to +125°C				V_{CC} = +1.7V to +5.5V@400kHz V_{CC} = +2.5V to +5.5V@1MHz C_L =100 pF			
Parameter	Symbol Min Typ Max				Unit	Condition		
Supply Current Vcc=5.0V	Icc1	-	0.14	0.3	mA	READ at 400KHz		
Supply Current Vcc=5.0V	Icc2	-	0.28	0.5	mA	WRITE at 400KHz		
Supply Current V _{CC} =5.0V	I _{SB1}	-	0.03	0.5	μA	$V_{IN}=V_{CC}$ or V_{SS}		
Input Leakage Current	ILI	-	0.10	1.0	μA	VIN=VCC or VSS		
Output Leakage Current	Ilo	-	0.05	1.0	μA	Vout=Vcc or Vss		
Input Low Level	VIL	-0.3	-	V _{CC} ×0.3	V	V _{CC} =1.7V to 5.5V		
Input High Level	Vін	Vcc×0.7	-	Vcc+0.3	V	V _{CC} =1.7V to 5.5V		
Output Low Level Vcc=1.7V	V _{OL1}	-	-	0.2	V	IoL=0.15mA		
Output Low Level V _{CC} =5.0V	V _{OL2}	-	-	0.4	V	I _{OL} =3.0mA		

Pin Capacitance

Table 3

Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +2.5V

Parameter	Symbol	Min	Тур	Max	Unit	Condition
Input/Output Capacitance (SDA)	Cı/o	-	-	8	рF	V _{IO} =0V
Input Capacitance (A0, A1, A2, SCL)	CIN	-	-	6	рF	V _{IN} =0V

Table 4



AC Electrical Characteristics

Applicable over recommended operating range from (unless otherwise noted):

BL24C02AA0	T _A =-40℃ to +125℃			$V_{CC} = +1.7V \text{ to } +5.5V@400 \text{ kHz}$ $V_{CC} = +2.5V \text{ to } +5.5V@1 \text{ MHz}$ $C_L=100 \text{ pF}$				
Parameter	Cumhal	1.7V≤V _{CC} <2.5V			2.5V≤V _{CC} <5.5V			Units
Falameter	Symbol	Min	Тур	Max	Min	Тур	Max	Units
Clock Frequency, SCL	fscl	-	-	400	-	-	1000	kHz
Clock Pulse Width Low	tLOW	1.3	-	-	0.5	-	-	μs
Clock Pulse Width High	tнigн	0.6	-	-	0.26	-	-	μs
Noise Suppression Time	tı	-	-	50	-	-	50	ns
Clock Low to Data Out Valid	taa	-	-	0.9	-	-	0.45	μs
Time the bus must be free before a new transmission can start	tBUF	1.3	-	-	0.5	-	-	μs
Start Hold Time	t _{HD:STA}	0.6	-	-	0.25	-	-	μs
Start Setup Time	tsu:sta	0.6	-	-	0.25	-	-	μs
Data In Hold Time	thd:dat	0	-	-	0	-	-	μs
Data in Setup Time	t _{su:dat}	100	-	-	100	-	-	ns
Input Rise Time (1)	t _R	-	-	0.3	-	-	0.12	μs
Input Fall Time (1)	t _F	-	-	0.3	-	-	0.12	μs
Stop Setup Time	t _{SU:STO}	0.6	-	-	0.25	-	-	μs
Data Out Hold Time	t _{DH}	50	-	-	50	-	-	ns
Write Cycle Time	t _{WR}	-	1.9	3	-	1.9	3	ms
5.0V,25°C,Byte Mode(1)	Endurance	1M	-	-	1M	-	-	Write Cycle

Notes:

Table 5

1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions:

RL (connects to VCC): 1.3 k

Input pulse voltages: 0.3 VCC to 0.7 VCC

Input rise and fall time: 50 ns

Input and output timing reference voltages: 0.5 VCC

The value of RL should be concerned according to the actual loading on the user's system.

_ _ _ _ _ _ _ _ _ _ _



Bus Timing




Figure 11. SCL: Serial Clock, SDA: Serial Data I/O

Write Cycle Timing





Figure 12. SCL: Serial Clock, SDA: Serial Data I/O

Notes:

The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.


Package Information

SOP




_ _ _ _ _ _ _ _

TSSOP




UDFN





SOT23-5



HDSC 华大半导体

SOP

Marking Diagram

BL24C02A SSSSSPA0 OBL24C02A SSSSS A0 BL02 A0 YYWW O 24C02A SSSSSQ

YY	Year
WW	Week
SSSSS	Lot ID
AO	A0: AEC-Q100 grade 1
AU	40℃ to +125℃
	Q: AEC-Q100 grade 1
Q	40℃ to +125℃

UDFN


TSSOP

SOT23-5

BL24C02AA0

_ _ _ _ _ _ _ _ _

Ordering Information



_ _ _ _ _ _ _ _ _ _

Device	Package	Shipping (Qty/Packing)
BL24C02AA0	SOP8	2500/Tape &Reel
BL24C02AA0	TSSOP8L	3000/Tape &Reel
BL24C02AA0	UDFN	3000/Tape &Reel
BL24C02AA0	SOT23-5L	3000/Tape &Reel



Revision history

Version 1.00 BL24C02AA0

_ _ _ _ _ _ _ _

Initial Version

Version 1.01 BL24C02AA0

Update SOT23-5 Package

_ _ _ _ _ _ _ _ _ _

_ _ _ _ _ _ _ _ _ _ _ _ _