

# **BL8032**

## 500KHz, 18V, 2A Synchronous Step-Down Converter

#### **DESCRIPTION**

The BL8032 is a fully integrated, high-efficiency 2A synchronous rectified step-down converter. The BL8032 operates at high efficiency over a wide output current load range.

This device offers two operation modes, PWM control and PFM Mode switching control, which allows a high efficiency over the wider range of the load.

The BL8032 requires a minimum number of readily available standard external components and is available in SOT23-6 package.


#### **FEATURES**


- High efficiency: up to 96%
- 500KHz frequency operation
- Up to 2A output current
- No Schottky diode required
- 4.2V to 18V input voltage range
- 0.8V reference
- Slope compensated current mode control for excellent line and load transient response
- Integrated internal compensation
- Stable with low ESR ceramic output capacitors
- Over current protection with hiccup-mode
- Thermal shutdown
- Inrush current limit and soft start
- Available in SOT23-6
- -40°C to +85°C temperature range

#### **APPLICATIONS**

- Distributed power system
- Digital set top box
- Flat panel television and monitor
- Wireless and DSL modem
- Notebook computer

#### **TYPICAL APPLICATION**





**Note:** 1) C1 and C2 recommended using 22uF ceramic capacitors. If the electrolytic capacitor is used, it is recommended that the ceramic capacitor in parallel with a capacitance value of 0.1uF or more.

- 2) The resistance R3 in Figure 1 makes the loop more stable. If it isn't used, the resistance R1 and R2 should be adjusted (See Figure 2.). The value of R1 is recommended to be about  $300K\Omega$ .
- 3) C3 can be valued as 1uF, 0.1uF.

# **ORDERING INFORMATION**

Mark Explanation	BST EN FB	Ordering Information	
GM: Product Code YW: Date code (Year & Week)	GMYW	Product ID	BL8032CB6TR
		Package	SOT23-6
	1 2 3 GND SW VIN	Devices per reel	3000pcs

## **ABSOLUTE MAXIMUM RATING**

Parameter		Value		
Supply voltage V <sub>IN</sub>		-0.3V to 19V		
Switch node voltage V <sub>SW</sub>		-0.3V to (V <sub>IN</sub> +0.5V)		
Boost voltage V <sub>BST</sub>		(V <sub>SW</sub> -0.3V) to (V <sub>SW</sub> +5V)		
Enable voltage V <sub>EN</sub>		-0.3V to 19V		
All other pins		-0.3V to 6V		
Package thermal resistance ( $\theta_{JA}$ )	SOT23-6	150°C/W		
Package thermal resistance ( $\theta_{JC}$ )	30123-0	70°C/W		
Max operating junction temperature (T <sub>J</sub> )		125°C		
Storage temperature range		-65°C to 150°C		
Lead temperature & time		260°C, 10 Sec		

## **RECOMMENDED WORK CONDITIONS**

Parameter	Value		
Input voltage range	4.2V to 18V		
Ambient temperature (T <sub>A</sub> )	-40°C to 85°C		

## **ELECTRICAL CHARACTERISTICS**

( $V_{IN}$ =12V,  $V_{OUT}$ =5V,  $T_A$ =25°C, unless otherwise stated.)


Parameter	Conditions	Min	Тур	Max	Units
Input voltage range		4.2		18	V
UVLO threshold			4.1		V
Supply current in operation	V <sub>EN</sub> =2.0V, V <sub>FB</sub> =1.1V		0.5		mA
Supply current in shutdown	V <sub>EN</sub> =0V or V <sub>EN</sub> =GND		5	10	uA
Regulated feedback voltage	4.2V≤V <sub>IN</sub> ≤18V	0.784	0.8	0.816	V
High-side switch on resistance	V <sub>BST-SW</sub> =5V		150		mΩ
Low-side switch on resistance	V <sub>IN</sub> =5V		70		mΩ
High-side switch leakage current	V <sub>EN</sub> =0V, V <sub>SW</sub> =0V		0	10	uA
Upper switch current limit	Minimum Duty Cycle		3.8		Α
Oscillation frequency			500		KHz
Maximum duty cycle	V <sub>FB</sub> =0.7V		92		%
Minimum on time			100		ns
Soft start time			1.8		ms
EN input voltage "H"		1.5			V
EN input voltage "L"				0.6	V
Thermal shutdown			160		°C


## **PIN DESCRIPTION**


Pin #	Name	Description
1	GND	Ground.
2	SW	Switching pin.
3	VIN	Power supply pin.
4	FB	Adjustable version feedback input. Connect FB to the center point of the external resistor divider.
5	EN	Drive this pin to a logic-high to enable the IC. Drive to a logic-low to disable the IC and enter micro-power shutdown mode.
6	BST	Bootstrap. A capacitor connected between SW and BST pins is required to form a floating supply across the high-side switch driver.


#### **ELECTRICAL PERFORMANCE**


Tested under L=4.7uH, T<sub>A</sub>=25°C, unless otherwise specified.




























CH1: EN, CH2: Vout, CH3: SW, CH4: IL

CH1: EN, CH2: Vout, CH3: SW, CH4: IL



## **BLOCK DIAGRAM**



#### **DETAILED DESCRIPTION**

#### Internal regulator

The BL8032 is a current mode step down DC/DC converter that provides excellent transient response with no extra external compensation components. This device contains an internal, low resistance, high voltage power MOSFET, and operates at a high 500K operating frequency to ensure a compact, high efficiency design with excellent AC and DC performance.

#### Error amplifier

The error amplifier compares the FB pin voltage with the internal FB reference( $V_{FB}$ ) and outputs a current proportional to the difference between the two. This output current is then used to charge or discharge the internal compensation network to form the COMP voltage, which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

#### Internal soft-start

The soft-start is important for many applications because it eliminates power-up initialization problems. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transient events to the input power bus.

#### **Over-current-protection and hiccup**

The BL8032 has a cycle-by-cycle over-current limit for when the inductor current peak value exceeds the set current-limit threshold. First, when the output voltage drops until FB falls below the Under-Voltage(UV) threshold(typically 140mV) to trigger a UV event, the BL8032 enters hiccup mode to periodically restart the part. This protection mode is especially useful when the output is dead-shorted to ground. This greatly reduces the average short-circuit current to alleviate thermal issues and to protect the regulator. The BL8032 exits hiccup mode once the overcurrent condition is removed.


#### Startup and shutdown

If both VIN and EN are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries. Three events can shut down the chip: EN low, VIN low and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

## **APPLICATION INFORMATION**

#### Setting the output voltage

The external resistor divider is used to set the output voltage (see Typical Application on page 1). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor. Choose R1 to be around  $300K\Omega$  for optimal transient response. R2 is then given by:



#### Selecting the inductor

Use a  $2.2\mu H$ -to- $10\mu H$  inductor with a DC current rating of at least 25% percent higher than the maximum load current for most applications. For highest efficiency, select an inductor with a DC resistance less than  $15m\Omega$ . For most designs, derive the inductance value from the following equation.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{osc}}$$

Where  $\Delta I_L$  is the inductor ripple current. Choose an inductor current approximately 30% of the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Under light-load conditions (below 100mA), use a larger inductor to improve efficiency.

#### Selecting the output capacitor

The output capacitor(C2) maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. Use low ESR capacitors to limit the output voltage ripple. Estimate the output voltage ripple with:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_S \times L} \times \left[1 - \frac{V_{OUT}}{V_{IN}}\right] \times \left[R_{ESR} + \frac{1}{8 \times f_S \times C_2}\right]$$

Where L is the inductor value and  $R_{\text{ESR}}$  is the equivalent series resistance(ESR) of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes most of the output voltage ripple. For simplification, estimate the output voltage ripple with:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_s^2 \times L \times C_2} \times \left[1 - \frac{V_{OUT}}{V_{IN}}\right]$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_S \times L} \times \left[1 - \frac{V_{OUT}}{V_{IN}}\right] \times R_{ESR}$$


The characteristics of the output capacitor also affect the stability of the regulation system. The BL8032 can be optimized for a wide range of capacitance and ESR values.

## **PCB LAYOUT**

PCB layout is very important to achieve stable operation. For best results, use the following guidelines and figures as reference.

- 1) Keep the connection between the input ground and GND pin as short and wide as possible.
- 2) Keep the connection between the input capacitor and VIN pin as short and wide as possible.
  - VOUT

    CONTINUE CONTIN
- 3) Use short and direct feedback connections. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Route SW away from sensitive analog areas such as FB.



## **TYPICAL APPLICATION CIRCUITS**




Figure 3. 12V VIN, 5V/2A




Figure 4. 12V VIN, 3.3V/2A




Figure 5. 12V VIN, 2.5V/2A




Figure 6. 12V VIN, 1.8V/2A




Figure 7. 12V VIN, 1.2V/2A

## **PACKAGE OUTLINE**

