

BLL2683A

70V High Efficiency Synchronous Step-Down DC/DC Converter

DESCRIPTION

BLL2683A is a high efficiency, monolithic synchronous step-down DC/DC converter utilizing Jitter Function frequency, average current mode control architecture. Capable of delivering up to 3A continuous load with excellent line and load regulation. The device operates from an input voltage range of 7V to 70V and provides an adjustable output voltage from 3V to 40V.

In conclusion, BLL2683A is a full function and high performance, high reliability buck DC-DC converter.

FEATURES

- Internal high-side and low-side MOSFET
- Max output current: 3A
- Adjustable output voltage, V_{FB}=1V
- Constant voltage accurate: ±2%
- No external compensation needed
- Jitter function
- Efficiency: up to 94%
- Short circuit protection
- Thermal shutdown protection
- Under voltage lock-out
- Available in QFN5x5-14 package


APPLICATIONS

- Distributed power systems
- Networking systems
- POE
- Industry application

ORDERING INFORMATION

Part No.	Package	Tape&Reel
BLL2683ACJFTR	QFN5x5-14	3000pcs/reel

PIN OUT & MARKING




QFN5x5-14

2683A: Product code

XXXX: Lot No.

YW: Date code (Year & Week)

TYPICAL APPLICATION



PIN DESCRIPTION

Pin #	Name	Description		
1,14	NC	No Connection.		
2	SS	Soft-start node. Connecting a 1nF capacitor to ground make the Buck converter output rise smoothly.		
3	VFB	Feedback voltage.		
4	EN	Enable input. Setting it to high level or Float may turn on the chip, while setting it to ground level will turn off the chip.		
5,6	GND	Ground.		
7,8,10	VIN	Power supply input. Place a $4.7\mu F$ ceramic capacitor between VIN and GND as close as possible.		
9	BST	Connect a 1uF capacitor between BST and SW pin to supply current for the top switch driver.		
11,12,13	SW	Power switching output connect to external inductor.		

ABSOLUTE MAXIMUM RATING

Parameter	Value			
VIN to GND	-0.3V to 75V			
SW to GND	-0.3V to VIN			
BST to GND	(V _{sw} -0.3V) to (V _{sw} +6V)			
SS, VFB, EN to GND		-0.3V to 6V		
Max operating junction temperature (T _J)		125°C		
Ambient temperature (T _A)	-40°C to 85°C			
Package thermal resistance (θ _{JC})	ckage thermal resistance (θ _{JC}) QFN5x5			
Storage temperature (T _s)		-40°C to 150°C		
Lead temperature & time		260°C, 10s		
ESD (HBM)		>2000V		

Note: Exceed these limits to damage to the device.


Exposure to absolute maximum rating conditions may affect device reliability.

ELECTRICAL CHARACTERISTICS


 V_{IN} =12V, T_A =25°C, unless otherwise stated.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IN}	Input voltage		7		70	V
V _{UVLO}	UVLO voltage			6.2		V
	UVLO hysteresis			0.5		V
I _{CCQ}	Quiescent current	V _{FB} =1.1V, force driver off.		0.6	2.5	mA
I _{SB}	Standby current	No load, V _{IN} =12V, V _{OUT} =5V		0.6		mA
High side	RDS _{ON} Of Power MOS	I _{OUT} =1A		50		mΩ
Low side	RDS _{ON} Of Power MOS	I _{OUT} =1A		50		mΩ
V_{FB}	Feedback voltage		0.98	1	1.02	V
F _{SW}	Switching frequency	I _{OUT} =1A		150		KHz
D _{MAX}	Maximum duty cycle			91		%
	Minimum on-time			250		ns
V _{ENH}	EN high threshold		1.5			V
V _{ENL}	EN low threshold				0.5	V
I _{LIMIT}	Secondary cycle-by-cycle current limit	Minimum duty cycle, no CC		7		Α
T _{SD}	Thermal shutdown temp			150		°C
T _{SH}	Thermal shutdown hysteresis			30		°C


BLOCK DIAGRAM





TYPICAL PERFORMANCE CHARACTERISTICS















Short Circuit


CH1: Vin, CH2: Vout, CH3: SW, CH4: Isw

Power On (Vin=12V, Vout=5V, lout=3A) 1.41 2.41 3.42 3.42 4.47 4.47 4.47 5.48 5.48 6.48


CH1: Vin, CH2: Vout, CH3: SW, CH4: Isw



CH1: Vin, CH2: Vout, CH3: SW, CH4: Isw



CH1: Vin, CH2: Vout, CH3: SW, CH4: Isw



CH1: Vin, CH2: Vout, CH3: SW, CH4: Isw

DETAILED DESCRIPTION

Input under voltage protection

BLL2683A provides an input voltage up to 70V and operates from an input voltage range of 7V to 70V. If VIN drops below 6.2V, the UVLO circuit inhibits switching. Once VIN rises above 7V, the UVLO clears, and the soft-start sequence activates.

Soft-start

BLL2683A has an External soft-start circuitry to reduce supply inrush current during startup conditions. When the device exits under-voltage lockout (UVLO), shutdown mode, or restarts following a thermal-overload event, the soft-start circuitry slowly ramps up current available after 1ms. SS programming pin. Connect a capacitor from this pin to ground to program the soft-start time.

$$T_{SS} = C_{SS} \times 1V/0.5uA$$

Constant voltage output

BLL2683A presets the V_{FB} voltage to 1V. The output voltage can be set by extra resistance.

Short circuit protection

When BLL2683A enter short circuit protection, the system will enter hit-cup mode, and frequency drop to 23KHz per cycle and stop switching for 670ms.

Inductor selection

Given the desired input and output voltages, the inductor value and operating frequency determine the ripple current:

$$\Delta I_L = \frac{V_{OUT}}{f \times L} \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right)$$

Once the value for L is known, the type of inductor must be selected. Actual core loss is independent of core size for a fixed inductor increased inductance requires more turns of wire and therefore copper losses will increase. Copper losses also increase as frequency increases Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates 'hard', which means that inductance collapses abruptly when the peak design current is exceeded. This result in an abrupt increase in

inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate. Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or perm alloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style Lower ripple current reduces power losses in the inductor, ESR losses in the output capacitors and output voltage ripple. Highest efficiency operation is obtained at low frequency with small ripple current. However, achieving this requires a large inductor. There is a trade-off between component size, efficiency and operating frequency. A reasonable starting point is to choose a ripple current that is about 40% of I_{OUT(MAX)}. To guarantee that ripple current does not exceed a specified maximum, the inductance should be chosen according to:

$$L = \frac{V_{OUT}}{f \times \Delta I_{L(MAX)}} \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right)$$

value, but is very dependent on the inductance selected. As the inductance or frequency increases, core losses decrease. Unfortunately, inductor to use mainly depends on the price versus size requirements and any radiated field/EMI requirements. New designs for surface mount inductors are available from Coil craft, Vishay, NEC/Tokin.

Input capacitor (CIN) selection

The input capacitance CIN is needed to filter the square wave current at the drain of the top power MOSFET. To prevent large voltage transients from occurring, a low ESR input capacitor sized for the maximum RMS current should be used. The maximum RMS current is given by:

$$I_{RMS} \cong I_{OUT(MAX)} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

This formula has a maximum at V_{IN}=2V_{OUT}, where:

$$I_{RMS} \cong I_{OUT(MAX)}/2$$

This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design. For low input voltage applications, sufficient bulk input capacitance is needed to minimize transient effects during output load changes.

Output capacitor (COUT) selection

The selection of C_{OUT} is determined by the effective series resistance (ESR) that is required to minimize voltage ripple and load step transients as well as the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response. The output ripple, $\triangle V_{OUT}$, is determined by:

$$\Delta V_{OUT} < \Delta I_L \left(\frac{1}{8f \times C_{OUT}} + ESR \right)$$

The output ripple is highest at maximum input voltage since $\triangle I_L$ increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic, and ceramic capacitors are all available in surface mount packages. Special polymer capacitors are very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies Aluminum electrolytic capacitors have significantly higher ESR, but can be used in costsensitive applications provided that consideration is given to ripple current ratings and long-term reliability. Ceramic capacitors have excellent low ESR characteristics and small footprints.


Thermal shutdown

The junction temperature of the IC is monitored internally. If the junction temperature exceeds the threshold value (typically 150°C), the converter shuts off. This is non-latch protection. There is about 30°C hysteresis. Once the junction temperature drops around 120°C, it initiates a soft-start.


LAYOUT GUIDE

PCB layout is very important to achieve stable operation. For best results, use the following guidelines and figures as reference.

- 1) Keep the connection between the input ground and GND pin as short and wide as possible.
- 2) Keep the connection between the input capacitor and VIN pin as short and wide as possible.
- 3) Use short and direct feedback connections. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Route SW away from sensitive analog areas such as FB.



Top Layout



Bottom Layout

PACKAGE OUTLINE

